View MAX038_3281117.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

________________general description the MAX038 is a high-frequency, precision function generator producing accurate, high-frequency triangle, sawtooth, sine, square, and pulse waveforms with a minimum of external components. the output frequency can be controlled over a frequency range of 0.1hz to 20mhz by an internal 2.5v bandgap voltage reference and an external resistor and capacitor. the duty cycle can be varied over a wide range by applying a ?.3v control signal, facilitating pulse-width modula- tion and the generation of sawtooth waveforms. frequency modulation and frequency sweeping are achieved in the same way. the duty cycle and frequency controls are independent. sine, square, or triangle waveforms can be selected at the output by setting the appropriate code at two ttl-compatible select pins. the output signal for all waveforms is a 2v p-p signal that is symmetrical around ground. the low-impedance output can drive up to ?0ma. the ttl-compatible sync output from the internal oscillator maintains a 50% duty cycle?egardless of the duty cycle of the other waveforms?o synchronize other devices in the system. the internal oscillator can be synchronized to an external ttl clock connected to pdi. ________________________applications precision function generators voltage-controlled oscillators frequency modulators pulse-width modulators phase-locked loops frequency synthesizer fsk generator?ine and square waves ____________________________features ? 0.1hz to 20mhz operating frequency range ? triangle, sawtooth, sine, square, and pulse waveforms ? independent frequency and duty-cycle adjustments ? 350 to 1 frequency sweep range ? 15% to 85% variable duty cycle ? low-impedance output buffer: 0.1 ? low 200ppm/? temperature drift _______________ordering information MAX038 high-frequency waveform generator ________________________________________________________________ maxim integrated products 1 20 19 18 17 16 15 14 13 12 11 1 2 3 4 5 6 7 8 9 10 v- out gnd v+ a1 a0 gnd ref top view MAX038 dv+ dgnd sync pdi fadj dadj gnd cosc pdo gnd iin gnd dip/so ___________________pin configuration 19-0266; rev 5; 2 /04 evaluation kit available for pricing, delivery, and ordering information, please contact maxim/dallas direct! at 1-888-629-4642, or visit maxim? website at www.maxim-ic.com. part temp range pin-package MAX038cpp 0 c to +70 c 20 plastic dip MAX038cwp 0 c to +70 c 20 so MAX038c/d 0c to +70c dice MAX038epp* -40 c to +85 c 20 plastic dip MAX038ewp* -40 c to +85c 20 so *contact factory prior to design.
MAX038 high-fr equency w avefor m generator 2 _______________________________________________________________________________________ absolute maximum ratings electrical characteristics (circuit of figure 1, gnd = dgnd = 0v, v+ = dv+ = 5v, v- = -5v, v dadj = v fadj = v pdi = v pdo = 0v, c f = 100pf, r in = 25k ? , r l = 1k ? , c l = 20pf, t a = t min to t max , unless otherwise noted. typical values are at t a = +25?c.) stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. these are stress rating s only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specificatio ns is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. parameter symbol min typ max units frequency temperature coefficient ? f o /?c 200 ppm/?c 600 iin offset voltage v in 1.0 2.0 mv frequency programming current i in 1.25 375 a ( ? f o /f o ) ? v+ 0.4 2.00 frequency power-supply rejection ( ? f o /f o ) ? v- 0.2 1.00 %/v output peak-to-peak symmetry v out 4 mv maximum operating frequency f o 20.0 40.0 mhz 2.50 750 output resistance r out 0.1 0.2 ? output short-circuit current i out 40 ma amplitude v out 1.9 2.0 2.1 v p-p rise time t r 12 ns fall time t f 12 ns duty cycle dc 47 50 53 % amplitude v out 1.9 2.0 2.1 v p-p nonlinearity 0.5 % duty cycle dc 47 50 53 % conditions v fadj = -3v v fadj = 0v v fadj = -3v v- = -5v, v+ = 4.75v to 5.25v v+ = 5v, v- = -4.75v to -5.25v short circuit to gnd 10% to 90% 90% to 10% v dadj = 0v, dc = t on /t x 100% c f 2 15pf, i in = 500a v fadj = 0v f o = 100khz, 5% to 95% v dadj = 0v (note 1) v+ to gnd ................................................................-0.3v to +6v dv+ to dgnd...........................................................-0.3v to +6v v- to gnd .................................................................+0.3v to -6v pin voltages iin, fadj, dadj, pdo .....................(v- - 0.3v) to (v+ + 0.3v) cosc .....................................................................+0.3v to v- a0, a1, pdi, sync, ref.........................................-0.3v to v+ gnd to dgnd ................................................................0.3v maximum current into any pin .........................................50ma out, ref short-circuit duration to gnd, v+, v- ...................30s continuous power dissipation (t a = +70? c) plastic dip (derate 11.11mw/?c above +70? c) ..........889mw so (derate 10.00mw/?c above +70? c) .......................800mw cerdip (derate 11.11mw/?c above +70? c) ...............889mw operating temperature ranges MAX038c_ _ .......................................................0?c to +70?c MAX038e_ _ ....................................................-40?c to +85?c maximum junction temperature .....................................+150?c storage temperature range .............................-65?c to +150?c lead temperature (soldering, 10s) ............................ ..... +300?c amplitude v out 1.9 2.0 2.1 v p-p c f = 1000pf, f o = 100khz thd % f o /?c frequency characteristics output amplifier (applies to all waveforms) square-wave output (r l = 100 ? ) triangle-wave output (r l = 100 ? ) sine-wave output (r l = 100 ? ) total harmonic distortion 2.0
MAX038 high-fr equency w avefor m generator _______________________________________________________________________________________ 3 electrical characteristics (continued) (circuit of figure 1, gnd = dgnd = 0v, v+ = dv+ = 5v, v- = -5v, v dadj = v fadj = v pdi = v pdo = 0v, c f = 100pf, r in = 25k ? , r l = 1k ? , c l = 20pf, t a = t min to t max , unless otherwise noted. typical values are at t a = +25 ? c.) note 1: guaranteed by duty-cycle test on square wave. note 2: v ref is independent of v-. parameter dadj nonlinearity symbol min typ max dc/v fadj 2 4 units % duty cycle dc sync 50 % fall time t f 10 ns rise time t r 10 ns change in output frequency with dadj dadj input current i dadj 190 250 320 a dadj voltage range v dadj 2.3 v f o /v dadj 2.5 8 % duty-cycle adjustment range dc 15 85 % maximum dadj modulating frequency f dc 2 mhz output low voltage fadj input current i fadj 190 250 320 a fadj voltage range v fadj 2.4 v frequency sweep range v ol 0.3 0.4 v f o 70 % fm nonlinearity with fadj output high voltage f o /v fadj 0.2 % v oh 2.8 3.5 v change in duty cycle with fadj dc/v fadj 2 % output voltage v ref 2.48 2.50 2.52 v conditions -2v 2 v dadj 2 +2v 90% to 10%, r l = 3k ? , c l = 15pf 10% to 90%, r l = 3k ? , c l = 15pf -2v 2 v dadj 2 +2v -2.3v 2 v dadj 2 +2.3v i sink = 3.2ma -2.4v 2 v fadj 2 +2.4v -2v 2 v fadj 2 +2v i source = 400 a -2v 2 v fadj 2 +2v i ref = 0 temperature coefficient v ref / ? c 20 ppm/ ? c 0ma 2 i ref 2 4ma (source) 1 2 load regulation v ref /i ref -100 a 2 i ref 2 0 a (sink) 1 4 mv/ma line regulation v ref /v+ 4.75v 2 v+ 2 5.25v (note 2) 1 2 mv/v input low voltage v il 0.8 v input high voltage v ih 2.4 v input current (a0, a1) i il , i ih v a0 , v a1 = v il , v ih 5 a input current (pdi) i il , i ih v pdi = v il , v ih 25 a positive supply voltage v+ 4.75 5.25 v sync supply voltage dv+ 4.75 5.25 v negative supply voltage v- -4.75 -5.25 v positive supply current i+ 35 45 ma sync supply current i dv+ 1 2 ma negative supply current i- 45 55 ma maximum fadj modulating frequency f f 2 mhz sync output duty-cycle adjustment (dadj) frequency adjustment (fadj) voltage reference logic inputs (a0, a1, pdi) power supply
MAX038 high-fr equency w avefor m generator 4 _______________________________________________________________________________________ __________________________________________ t ypical operating characteristics (circuit of figure 1, v+ = dv+ = 5v, v- = -5v, v dadj = v fadj = v pdi = v pdo = 0v, r l = 1k ? , c l = 20pf, t a = +25 ? c, unless otherwise noted.) 0.1 1 100 1000 output frequency vs. iin current 10 100 MAX038-08 iin current ( m a) output frequency (hz) 10 1 1k 10k 100k 1m 10m 100m 100 m f 47 m f 10 m f 3.3 m f 1 m f 100nf 33nf 3.3nf 330pf 100pf 33pf 1.0 0 -3 2 normalized output frequency vs. fadj voltage 0.2 0.8 MAX038-09 v fadj (v) f out normalized 0 0.4 -2 -1 1 0.6 3 1.2 1.4 1.6 1.8 2.0 i in = 100 m a, cosc = 1000pf 0.85 normalized output frequency vs. dadj voltage 0.90 1.10 MAX038-17 dadj (v) normalized output frequency 1.00 0.95 1.05 i in = 10 m a i in = 25 m a i in = 50 m a i in = 100 m a i in = 250 m a i in = 500 m a 2.0 -2.5 -2.0 -1.0 1.0 2.5 duty-cycle linearity vs. dadj voltage -2.0 1.0 MAX038-18 dadj (v) duty-cycle linearity error (%) 0 1.5 0 -1.0 -1.5 -0.5 0.5 1.5 i in = 10 m a i in = 25 m a i in = 50 m a i in = 100 m a i in = 250 m a i in = 500 m a 60 0 -3 2 duty cycle vs. dadj voltage 10 50 MAX038-16b dadj (v) duty cycle (%) 0 30 20 -2 -1 1 40 70 80 90 100 3 i in = 200 m a
MAX038 high-fr equency w avefor m generator _______________________________________________________________________________________ 5 sine-wave output (50hz) top: output 50hz = f o bottom: sync i in = 50ma c f = 1mf triangle-wave output (50hz) top: output 50hz = f o bottom: sync i in = 50ma c f = 1mf square-wave output (50hz) top: output 50hz = f o bottom: sync i in = 50ma c f = 1mf sine-wave output (20mhz) i in = 400ma c f = 20pf _____________________________typical operating characteristics (continued) (circuit of figure 1, v+ = dv+ = 5v, v- = -5v, v dadj = v fadj = v pdi = v pdo = 0v, r l = 1k ? , c l = 20pf, t a = +25 ? c, unless otherwise noted.) triangle-wave output (20mhz) i in = 400ma c f = 20pf f r e q u e n c y ( h z ) 1 m 1 0 0 k 1 0 k 1 k 1 0 0 1 0 m f r e q u e n c y ( h z ) 1 m 1 0 0 k 1 0 k 1 k 1 0 0 1 0 m sine wave thd vs. frequency MAX038 toc01 frequency (hz) thd (%) 1m 100k 10k 1k 1 2 3 4 5 6 7 0 100 10m
MAX038 high-fr equency w avefor m generator 6 _______________________________________________________________________________________ _____________________________typical operating characteristics (continued) (circuit of figure 1, v+ = dv+ = 5v, v- = -5v, v dadj = v fadj = v pdi = v pdo = 0v, r l = 1k ? , c l = 20pf, t a = +25 ? c, unless otherwise noted.) frequency modulation using fadj top: output bottom: fadj 0.5v 0v -0.5v frequency modulation using i in top: output bottom: i in frequency modulation using i in top: output bottom: i in pulse-width modulation using dadj top: square-wave out, 2v p-p bottom: v dadj, -2v to +2.3v +1v 0v -1v +2v 0v -2v square-wave output (20mhz) i in = 400 m a c f = 20pf
MAX038 high-fr equency w avefor m generator _______________________________________________________________________________________ 7 ______________________________________________________________ pin description * the five gnd pins are not internally connected. connect all five gnd pins to a quiet ground close to the device. a ground plane is recommended (see layout considerations ). 0 -100 0 20 60 100 output spectrum, sine wave (f o = 11.5mhz) -80 -20 MAX038-12a frequency (mhz) attenuation (db) 40 80 -40 -60 -10 -30 -50 -70 -90 10 30 50 70 90 r in = 15k w (v in = 2.5v), c f = 20pf, v dadj = 40mv, v fadj = -3v 0 -100 0 10 30 50 output spectrum, sine wave (f o = 5.9khz) -80 -20 MAX038 12b frequency (khz) attenuation (db) 20 40 -40 -60 -10 -30 -50 -70 -90 5 15 25 35 45 r in = 51k w (v in = 2.5v), c f = 0.01 m f, v dadj = 50mv, v fadj = 0v _____________________________typical operating characteristics (continued) (circuit of figure 1, v+ = dv+ = 5v, v- = -5v, v dadj = v fadj = v pdi = v pdo = 0v, r l = 1k ? , c l = 20pf, t a = +25 ? c, unless otherwise noted.) -5v supply input v- 20 sine, square, or triangle output out 19 +5v supply input v+ 17 digital +5v supply input. can be left open if sync is not used. dv+ 16 digital ground dgnd 15 ttl/cmos-compatible output, referenced between dgnd and dv+. permits the internal oscillator to be synchronized with an external signal. leave open if unused. sync 14 current input for frequency control iin 10 phase detector output. connect to gnd if phase detector is not used. pdo 12 phase detector reference clock input. connect to gnd if phase detector is not used. pdi 13 external capacitor connection cosc 5 duty-cycle adjust input dadj 7 frequency adjust input fadj 8 waveform selection input; ttl/cmos compatible a1 4 waveform selection input; ttl/cmos compatible a0 3 pin ground* gnd 2, 6, 9, 11, 18 2.50v bandgap voltage reference output ref 1 function name
MAX038 _______________detailed description the MAX038 is a high-frequency function generator that produces low-distortion sine, triangle, sawtooth, or square (pulse) waveforms at frequencies from less than 1hz to 20mhz or more, using a minimum of external components. frequency and duty cycle can be inde - pendently controlled by programming the current, volt - age, or resistance. the desired output waveform is selected under logic control by setting the appropriate code at the a0 and a1 inputs. a sync output and phase detector are included to simplify designs requir - ing tracking to an external signal source. the MAX038 operates with 5v 5% power supplies. the basic oscillator is a relaxation type that operates by alternately charging and discharging a capacitor, c f , with constant currents, simultaneously producing a tri - angle wave and a square wave (figure 1). the charg - ing and discharging currents are controlled by the cur - rent flowing into iin, and are modulated by the voltages applied to fadj and dadj. the current into iin can be varied from 2 a to 750 a, producing more than two decades of frequency for any value of c f . applying 2.4v to fadj changes the nominal frequency (with v fadj = 0v) by 70%; this procedure can be used for fine control. duty cycle (the percentage of time that the output wave - form is positive) can be controlled from 10% to 90% by applying 2.3v to dadj. this voltage changes the c f charging and discharging current ratio while maintaining nearly constant frequency. high-fr equency w avefor m generator 8 _______________________________________________________________________________________ MAX038 oscillator oscillator current generator 2.5v voltage reference osc b osc a triangle sine shaper comparator comparator phase detector mux cosc gnd 5 6 c f 8 7 10 fadj dadj iin ref 1 17 20 2, 9, 11, 18 v+ v- gnd r f r d r in +5v -5v -250 m a sine triangle square a0 a1 out sync pdo pdi 19 14 12 13 r l c l 3 4 dgnd dv+ 15 16 +5v * = signal direction, not polarity = bypass capacitors are 1 m f ceramic or 1 m f electrolytic in parallel with 1nf ceramic. * * figure 1. block diagram and basic operating circuit
a stable 2.5v reference voltage, ref, allows simple determination of iin, fadj, or dadj with fixed resistors, and permits adjustable operation when potentiometers are connected from each of these inputs to ref. fadj and/or dadj can be grounded, producing the nominal frequency with a 50% duty cycle. the output frequency is inversely proportional to capacitor c f . c f values can be selected to produce frequencies above 20mhz. a sine-shaping circuit converts the oscillator triangle wave into a low-distortion sine wave with constant amplitude. the triangle, square, and sine waves are input to a multiplexer. two address lines, a0 and a1, control which of the three waveforms is selected. the output amplifier produces a constant 2v p-p amplitude ( 1v), regardless of wave shape or frequency. the triangle wave is also sent to a comparator that pro - duces a high-speed square-wave sync waveform that can be used to synchronize other oscillators. the sync circuit has separate power-supply leads and can be disabled. two other phase-quadrature square waves are gener - ated in the basic oscillator and sent to one side of an ?xclusive-or?phase detector. the other side of the phase-detector input (pdi) can be connected to an external oscillator. the phase-detector output (pdo) is a current source that can be connected directly to fadj to synchronize the MAX038 with the external oscillator. waveform selection the MAX038 can produce either sine, square, or trian - gle waveforms. the ttl/cmos-logic address pins (a0 and a1) set the waveform, as shown below: x = don? care. waveform switching can be done at any time, without regard to the phase of the output. switching occurs within 0.3 s, but there may be a small transient in the output waveform that lasts 0.5 s. waveform timing output frequency the output frequency is determined by the current injected into the iin pin, the cosc capacitance (to ground), and the voltage on the fadj pin. when v fadj = 0v, the fundamental output frequency (f o ) is given by the formula: f o (mhz) = i in ( a) c f (pf) [1] the period (t o ) is: t o ( s) = c f (pf) i in ( a) [2] where: i in = current injected into iin (between 2 a and 750 a) c f = capacitance connected to cosc and gnd (20pf to >100 f). for example: 0.5mhz = 100 a 200pf and 2 s = 200pf 100 a optimum performance is achieved with i in between 10 a and 400 a, although linearity is good with i in between 2 a and 750 a. current levels outside of this range are not recommended. for fixed-frequency oper - ation, set i in to approximately 100 a and select a suit - able capacitor value. this current produces the lowest temperature coefficient, and produces the lowest fre - quency shift when varying the duty cycle. the capacitance can range from 20pf to more than 100 f, but stray circuit capacitance must be minimized by using short traces. surround the cosc pin and the trace leading to it with a ground plane to minimize cou - pling of extraneous signals to this node. oscillation above 20mhz is possible, but waveform distortion increases under these conditions. the low frequency limit is set by the leakage of the cosc capacitor and by the required accuracy of the output frequency. lowest frequency operation with good accuracy is usu - ally achieved with 10 f or greater non-polarized capacitors. an internal closed-loop amplifier forces iin to virtual ground, with an input offset voltage less than 2mv. iin may be driven with either a current source (i in ), or a voltage (v in ) in series with a resistor (r in ). (a resistor between ref and iin provides a convenient method of generating i in : i in = v ref /r in .) when using a voltage in series with a resistor, the formula for the oscillator fre - quency is: f o (mhz) = v in [r in x c f (pf)] [3] and: t o ( s) = c f (pf) x r in v in [4] MAX038 high-fr equency w avefor m generator _______________________________________________________________________________________ 9 a0 a1 waveform x 1 sine wave 0 0 square wave 1 0 triangle wave
MAX038 when the MAX038?s frequency is controlled by a volt - age source (v in ) in series with a fixed resistor (r in ), the output frequency is a direct function of v in as shown in the above equations. varying v in modulates the oscilla - tor frequency. for example, using a 10k ? resistor for r in and sweeping v in from 20mv to 7.5v produces large frequency deviations (up to 375:1). select r in so that i in stays within the 2 a to 750 a range. the band - width of the iin control amplifier, which limits the modu - lating signal?s highest frequency, is typically 2mhz. iin can be used as a summing point to add or subtract currents from several sources. this allows the output frequency to be a function of the sum of several vari - ables. as v in approaches 0v, the i in error increases due to the offset voltage of iin. output frequency will be offset 1% from its final value for 10 seconds after power-up. fadj input the output frequency can be modulated by fadj, which is intended principally for fine frequency control, usually inside phase-locked loops. once the funda - mental, or center frequency (f o ) is set by i in , it may be changed further by setting fadj to a voltage other than 0v. this voltage can vary from -2.4v to +2.4v, causing the output frequency to vary from 1.7 to 0.30 times the value when fadj is 0v (f o 70%). voltages beyond 2.4v can cause instability or cause the frequency change to reverse slope. the voltage on fadj required to cause the output to deviate from f o by d x (expressed in %) is given by the formula: v fadj = -0.0343 x d x [5] where v fadj , the voltage on fadj, is between -2.4v and +2.4v. note: while i in is directly proportional to the fundamen - tal, or center frequency (f o ), v fadj is linearly related to % deviation from f o . v fadj goes to either side of 0v, corresponding to plus and minus deviation. the voltage on fadj for any frequency is given by the formula: v fadj = (f o - f x ) (0.2915 x f o ) [6] where: f x = output frequency f o = frequency when v fadj = 0v. likewise, for period calculations: v fadj = 3.43 x (t x - t o ) t x [7] where: t x = output period t o = period when v fadj = 0v. conversely, if v fadj is known, the frequency is given by: f x = f o x (1 - [0.2915 x v fadj ]) [8] and the period (t x ) is: t x = t o (1 - [0.2915 x v fadj ]) [9] programming fadj fadj has a 250 a constant current sink to v- that must be furnished by the voltage source. the source is usu - ally an op-amp output, and the temperature coefficient of the current sink becomes unimportant. for manual adjustment of the deviation, a variable resistor can be used to set v fadj , but then the 250 a current sink? temperature coefficient becomes significant. since external resistors cannot match the internal tempera - ture-coefficient curve, using external resistors to pro - gram v fadj is intended only for manual operation, when the operator can correct for any errors. this restriction does not apply when v fadj is a true voltage source. a variable resistor, r f , connected between ref (+2.5v) and fadj provides a convenient means of manually setting the frequency deviation. the resistance value (r f ) is: r f = (v ref - v fadj ) 250 a [10] v ref and v fadj are signed numbers, so use correct algebraic convention. for example, if v fadj is -2.0v (+58.3% deviation), the formula becomes: r f = (+2.5v - (-2.0v)) 250 a = (4.5v) 250 a = 18k disabling fadj the fadj circuit adds a small temperature coefficient to the output frequency. for critical open-loop applica - tions, it can be turned off by connecting fadj to gnd (not ref) through a 12k resistor (r1 in figure 2). the -250 a current sink at fadj causes -3v to be devel - oped across this resistor, producing two results. first, the fadj circuit remains in its linear region, but discon - nects itself from the main oscillator, improving tempera - ture stability. second, the oscillator frequency doubles. if fadj is turned off in this manner, be sure to correct equations 1-4 and 6-9 above, and 12 and 14 below by doubling f o or halving t o . although this method doubles the normal output frequency, it does not double the upper frequency limit. do not operate fadj open cir - cuit or with voltages more negative than -3.5v. doing so may cause transistor saturation inside the ic, lead - ing to unwanted changes in frequency and duty cycle. high-fr equency w avefor m generator 10 ______________________________________________________________________________________
with fadj disabled, the output frequency can still be changed by modulating i in . swept frequency operation the output frequency can be swept by applying a vary - ing signal to iin or fadj. iin has a wider range, slightly slower response, lower temperature coefficient, and requires a single polarity current source. fadj may be used when the swept range is less than 70% of the center frequency, and it is suitable for phase-locked loops and other low-deviation, high-accuracy closed- loop controls. it uses a sweeping voltage symmetrical about ground. connecting a resistive network between ref, the volt - age source, and fadj or iin is a convenient means of offsetting the sweep voltage. duty cycle the voltage on dadj controls the waveform duty cycle (defined as the percentage of time that the output waveform is positive). normally, v dadj = 0v, and the duty cycle is 50% (figure 2). varying this voltage from +2.3v to -2.3v causes the output duty cycle to vary from 15% to 85%, about -15% per volt. voltages beyond 2.3v can shift the output frequency and/or cause instability. dadj can be used to reduce the sine-wave distortion. the unadjusted duty cycle (v dadj = 0v) is 50% 2%; any deviation from exactly 50% causes even order har - monics to be generated. by applying a small adjustable voltage (typically less than 100mv) to v dadj , exact symmetry can be attained and the distor - tion can be minimized (see figure 2). the voltage on dadj needed to produce a specific duty cycle is given by the formula: v dadj = (50% - dc) x 0.0575 [11] or: v dadj = (0.5 - [t on ? t o ]) x 5.75 [12] where: v dadj = dadj voltage (observe the polarity) dc = duty cycle (in %) t on = on (positive) time t o = waveform period. conversely, if v dadj is known, the duty cycle and on time are given by: dc = 50% - (v dadj x 17.4) [13] t on = t o x (0.5 - [v dadj x 0.174]) [14] MAX038 high-fr equency w avefor m generator ______________________________________________________________________________________ 11 MAX038 1f gnd cosc 12 ao v- 18 11 9 2 6 gnd gnd gnd gnd 5 8 10 7 1 13 14 15 16 n.c. 3 fadj iin dadj ref out dv+ dgnd sync pdi pdo v+ a1 4 17 20 e5v +5v c2 1nf c3 1f c1 12kw r1 20kw r in frequency 50 w r2 n.c. c f 19 sine-wave output 2 x 2.5v r in x c f f o = MAX038 100kw r5 5kw r6 100kw r7 100kw r3 100kw r4 dadj ref +2.5v e2.5v precision duty-cycle adjustment circuit adjust r6 for minimum sine-wave distortion figure 2. operating circuit with sine-wave output and 50% duty cycle; sync and fadj disabled
MAX038 programming dadj dadj is similar to fadj; it has a 250 a constant cur - rent sink to v- that must be furnished by the voltage source. the source is usually an op-amp output, and the temperature coefficient of the current sink becomes unimportant. for manual adjustment of the duty cycle, a variable resistor can be used to set v dadj , but then the 250 a current sink?s temperature coefficient becomes significant. since external resistors cannot match the internal temperature-coefficient curve, using external resistors to program v dadj is intended only for manual operation, when the operator can correct for any errors. this restriction does not apply when v dadj is a true voltage source. a variable resistor, r d , connected between ref (+2.5v) and dadj provides a convenient means of manually setting the duty cycle. the resistance value (r d ) is: r d = (v ref - v dadj ) ? 250 a [15] note that both v ref and v dadj are signed values, so observe correct algebraic convention. for example, if v dadj is -1.5v (23% duty cycle), the formula becomes: r d = (+2.5v - (-1.5v)) ? 250 a = (4.0v) ? 250 a = 16k ? varying the duty cycle in the range 15% to 85% has minimal effect on the output frequency?typically less than 2% when 25 a < i in < 250 a. the dadj circuit is wideband, and can be modulated at up to 2mhz (see photos, typical operating characteristics ). output the output amplitude is fixed at 2v p-p , symmetrical around ground, for all output waveforms. out has an output resistance of under 0.1 ? , and can drive 20ma with up to a 50pf load. isolate higher output capaci - tance from out with a resistor (typically 50 ? ) or buffer amplifier. reference voltage ref is a stable 2.50v bandgap voltage reference capa - ble of sourcing 4ma or sinking 100 a. it is principally used to furnish a stable current to iin or to bias dadj and fadj. it can also be used for other applications external to the MAX038. bypass ref with 100nf to min - imize noise. selecting resistors and capacitors the MAX038 produces a stable output frequency over time and temperature, but the capacitor and resistors that determine frequency can degrade performance if they are not carefully chosen. resistors should be metal film, 1% or better. capacitors should be chosen for low temperature coefficient over the whole tempera - ture range. npo ceramics are usually satisfactory. the voltage on cosc is a triangle wave that varies between 0v and -1v. polarized capacitors are generally not recommended (because of their outrageous tem - perature dependence and leakage currents), but if they are used, the negative terminal should be connected to cosc and the positive terminal to gnd. large-value capacitors, necessary for very low frequencies, should be chosen with care, since potentially large leakage currents and high dielectric absorption can interfere with the orderly charge and discharge of c f . if possi - ble, for a given frequency, use lower iin currents to reduce the size of the capacitor. sync output sync is a ttl/cmos-compatible output that can be used to synchronize external circuits. the sync output is a square wave whose rising edge coincides with the output rising sine or triangle wave as it crosses through 0v. when the square wave is selected, the rising edge of sync occurs in the middle of the positive half of the output square wave, effectively 90 ? ahead of the output. the sync duty cycle is fixed at 50% and is indepen - dent of the dadj control. because sync is a very-high-speed ttl output, the high-speed transient currents in dgnd and dv+ can radiate energy into the output circuit, causing a narrow spike in the output waveform. (this spike is difficult to see with oscilloscopes having less than 100mhz band - width). the inductance and capacitance of ic sockets tend to amplify this effect, so sockets are not recom - mended when sync is on. sync is powered from sep - arate ground and supply pins (dgnd and dv+), and it can be turned off by making dv+ open circuit. if syn - chronization of external circuits is not used, turning off sync by dv+ opening eliminates the spike. phase detectors internal phase detector the MAX038 contains a ttl/cmos phase detector that can be used in a phase-locked loop (pll) to synchro - nize its output to an external signal (figure 3). the external source is connected to the phase-detector input (pdi) and the phase-detector output is taken from pdo. pdo is the output of an exclusive-or gate, and produces a rectangular current waveform at the MAX038 output frequency, even with pdi grounded. pdo is normally connected to fadj and a resistor, r pd , and a capacitor c pd , to gnd. r pd sets the gain of the phase detector, while the capacitor attenuates high-frequency components and forms a pole in the phase-locked loop filter. high-fr equency w avefor m generator 12 ______________________________________________________________________________________
pdo is a rectangular current-pulse train, alternating between 0 a and 500 a. it has a 50% duty cycle when the MAX038 output and pdi are in phase-quadrature (90 ? out of phase). the duty cycle approaches 100% as the phase difference approaches 180 ? and con - versely, approaches 0% as the phase difference approaches 0 ? . the gain of the phase detector (k d ) can be expressed as: k d = 0.318 x r pd (volts/radian) [16] where r pd = phase-detector gain-setting resistor. when the loop is in lock, the input signals to the phase detector are in approximate phase quadrature, the duty cycle is 50%, and the average current at pdo is 250 a (the current sink of fadj). this current is divided between fadj and r pd ; 250 a always goes into fadj and any difference current is developed across r pd , creating v fadj (both polarities). for example, as the phase difference increases, pdo duty cycle increases, the average current increases, and the voltage on r pd (and v fadj ) becomes more positive. this in turn decreases the oscillator frequency, reducing the phase difference, thus maintaining phase lock. the higher r pd is, the greater v fadj is for a given phase differ - ence; in other words, the greater the loop gain, the less the capture range. the current from pdo must also charge c pd , so the rate at which v fadj changes (the loop bandwidth) is inversely proportional to c pd . the phase error (deviation from phase quadrature) depends on the open-loop gain of the pll and the ini - tial frequency deviation of the oscillator from the exter - nal signal source. the oscillator conversion gain (k o ) is: k o = ? w o ? ? v fadj [17] which, from equation [6] is: k o = 3.43 x w o (radians/sec) [18] the loop gain of the pll system (k v ) is: k v = k d x k o [19] where: k d = detector gain k o = oscillator gain. with a loop filter having a response f(s), the open-loop transfer function, t(s), is: t(s) = k d x k o x f(s) ? s [20] using linear feedback analysis techniques, the closed- loop transfer characteristic, h(s), can be related to the open-loop transfer function as follows: h(s) = t(s) ? [1+ t(s)] [21] the transient performance and the frequency response of the pll depends on the choice of the filter charac - teristic, f(s). when the MAX038 internal phase detector is not used, pdi and pdo should be connected to gnd. external phase detectors external phase detectors may be used instead of the internal phase detector. the external phase detector shown in figure 4 duplicates the action of the MAX038?s internal phase detector, but the optional ? n circuit can be placed between the sync output and the phase detector in applications requiring synchronizing to an exact multiple of the external oscillator. the resistor net - work consisting of r4, r5, and r6 sets the sync range, while capacitor c4 sets the capture range. note that this type of phase detector (with or without the ? n cir - cuit) locks onto harmonics of the external oscillator as well as the fundamental. with no external oscillator input, this circuit can be unpredictable, depending on the state of the external input dc level. figure 4 shows a frequency phase detector that locks onto only the fundamental of the external oscillator. with no external oscillator input, the output of the fre - quency phase detector is a positive dc voltage, and the oscillations are at the lowest frequency as set by r4, r5, and r6. MAX038 high-fr equency w avefor m generator ______________________________________________________________________________________ 13 figure 3. phase-locked loop using internal phase detector MAX038 gnd cosc 12 a0 v- 18 11 9 26 gnd gnd 15 dgnd gnd gnd 5 8 10 7 1 13 3 fadj iin dadj ref r d out pdi pdo v+ 17 dv+ 16 20 +5v -5v c2 1f c1 1f center frequency 50? r out c f r pd c pd 19 rf output a1 4 sync 14 external osc input
MAX038 high-fr equency w avefor m generator 14 ______________________________________________________________________________________ figure 4. phase-locked loop using external phase detector figure 5. phase-locked loop using external frequency phase detector MAX038 gnd cosc 12 a0 v- 18119 26 gnd gnd 15 dgnd gnd gnd 5 8 10 7 1 13 3 fadj iin dadj ref r2 c w r3 out pdi pdo v+ 17 dv+ 16 20 +5v -5v -5v c2 1f c1 1f center frequency 50? r1 r6 gain r5 offset r4 phase detector external osc input c4 capture 19 rf output a1 4 sync 14 n c3 frequency MAX038 gnd cosc 12 a0 v- 1811 9 26 gnd gnd 15 dgnd gnd gnd 5 8 10 7 1 13 3 fadj iin dadj ref r2 c w r3 out pdi pdo v+ 17 dv+ 16 20 +5v -5v -5v c2 1f c1 1f center frequency 50? r1 r6 gain r5 offset r4 c4 capture 19 rf output a1 4 sync 14 n c3 frequency external osc input frequency phase detector
MAX038 high-fr equency w avefor m generator ______________________________________________________________________________________ 15 n4 n3 n2 mc145151 n6 8.192mhz max427 n5 out1 out2 rfb vref vdd gnd1 mx7541 n7 n8 n9 t/r n12 n13 n10 n11 osc out osc in ld n n1 n0 fv pdv pdr ra2 ra1 ra0 pd1 out v dd v ss f in 35pf 20pf 15 14 28 1 gnd bit1 bit2 bit3 bit4 bit5 bit6 bit12 bit11 bit10 bit9 bit8 bit7 MAX038 a0 a1 cosc gnd1 dadj fadj out gnd v+ dv+ dgnd sync pdi pdo vref v- gnd1 iin gnd1 3.3m w pdv pdr 3.3m w 33k w 0.1 m f 0.1 m f 33k w 0.1mf 0.1 m f 7.5k w 10k w 2 3 7 4 6 0.1 m f 0.1 m f +2.5v 2.5v 35 pf 10 11 0.1 m f 0.1 m f 0.1 m f 50.0 w 100 w 1 20 50 w , 50mhz lowpass filter 220nh 220nh 56pf 110pf 56pf 50 w signal output sync output +5v -5v 9 10 1 18 3 2 1 0v to 2.5v 2n3904 3.33k w 2.7m 1k w 1k w 5 6 8 4 7 2n3906 1n914 2 m a to 750 m a max412 max412 8.192mhz 4.096mhz 2.048mhz 1.024mhz 512khz 256khz 128khz 64khz 32khz 16khz 8khz 4khz 2khz 1khz waveform select frequency synthesizer 1khz resolution; 8khz to 16.383mhz figure 6. crystal-controlled, digitally programmed frequency synthesizer?8khz to 16mhz with 1khz resolution
MAX038 high-fr equency w avefor m generator layout considerations realizing the full performance of the MAX038 requires careful attention to power-supply bypassing and board layout. use a low-impedance ground plane, and con - nect all five gnd pins directly to it. bypass v+ and v- directly to the ground plane with 1 f ceramic capaci - tors or 1 f tantalum capacitors in parallel with 1nf ceramics. keep capacitor leads short (especially with the 1nf ceramics) to minimize series inductance. if sync is used, dv+ must be connected to v+, dgnd must be connected to the ground plane, and a second 1nf ceramic should be connected as close as possible between dv+ and dgnd (pins 16 and 15). it is not necessary to use a separate supply or run separate traces to dv+. if sync is disabled, leave dv+ open. do not open dgnd. minimize the trace area around cosc (and the ground plane area under cosc) to reduce parasitic capaci - tance, and surround this trace with ground to prevent coupling with other signals. take similar precautions with dadj, fadj, and iin. place c f so its connection to the ground plane is close to pin 6 (gnd). ___________applications information frequency synthesizer figure 6 shows a frequency synthesizer that produces accurate and stable sine, square, or triangle waves with a frequency range of 8khz to 16.383mhz in 1khz incre - ments. a motorola mc145151 provides the crystal-con - trolled oscillator, the ? n circuit, and a high-speed phase detector. the manual switches set the output frequency; opening any switch increases the output frequency. each switch controls both the ? n output and an mx7541 12-bit dac, whose output is converted to a cur - rent by using both halves of the max412 op amp. this current goes to the MAX038 iin pin, setting its coarse frequency over a very wide range. fine frequency control (and phase lock) is achieved from the mc145151 phase detector through the differ - ential amplifier and lowpass filter, u5. the phase detec - tor compares the ? n output with the MAX038 sync output and sends differential phase information to u5. u5?s single-ended output is summed with an offset into the fadj input. (using the dac and the iin pin for coarse frequency control allows the fadj pin to have very fine control with reasonably fast response to switch changes.) a 50mhz, 50 ? lowpass filter in the output allows pas - sage of 16mhz square waves and triangle waves with reasonable fidelity, while stopping high-frequency noise generated by the ? n circuit. v+ pdi sync ao dadj pdo fadj 0.118" (2.997mm) 0.106" (2.692mm) a1 cosc gnd iin gnd gnd dgnd dv+ gnd gnd ref v- out transistor count: 855 substrate connected to gnd ___________________ chip t opography maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a maxim product. no circuit patent licenses are implied. maxim reserves the right to change the circuitry and specifications without notice at any time. 16 ____________________maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 ? 2004 maxim integrated products printed usa is a registered trademark of maxim integrated products. package information for the latest package outline information, go to www.maxim-ic.com/packages .

▲Up To Search▲

Price & Availability of MAX038

	To Download MAX038 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .